

# **SY89831U**

# Ultra-Precision 1:4 LVPECL Fanout Buffer/Translator with Internal Termination Precision Edge<sup>®</sup>

#### **Features**

- Guaranteed AC Performance over Temperature and Voltage
- DC to 2.5 GHz throughput (Typical)
- 350 ps Propagation Delay (IN-to-Q, Typical)
- 5 ps within Device Skew (Typical)
- 150 ps Rise/Fall Time (Typical)
- · Ultra-low Jitter Design
  - 62 fs RMS Phase Jitter (Typical)
- Unique Patent-Pending Input Termination and VT Pin Accepts DC- and AC-coupled Differential Inputs
- · 800 mV, 100K LVPECL Typical Output Swing
- Power Supply 2.5V ±5% or 3.3V ±10%
- Industrial Temperature Range: -40°C to +85°C
- Available in 3 mm × 3 mm 16-lead VQFN Package

## **Applications**

- · Processor Clock Distribution
- SONET Clock Distribution
- Fibre Channel Clock Distribution
- · Gigabit Ethernet Clock Distribution


### **General Description**

The SY89831UMG is a high-speed, 2 GHz differential LVPECL 1:4 fanout buffer optimized for ultra-low skew applications.


Within-device skew is guaranteed to be less than 20 ps (5 ps typical) over supply voltage and temperature. The differential input buffer has a unique internal termination design that allows access to the termination network through a VT pin. This feature allows the device to easily interface to different logic standards. A VREF-AC reference output is included for AC-coupled applications.

The SY89831UMG is a part of Microchip's high-speed clock synchronization family. For applications that require a different I/O combination, consult Microchip's website at www.microchip.com, and choose from a comprehensive product line of high-speed, low-skew fanout buffers, translators, and clock generators.

## **Package Type**



# **Functional Block Diagram**



## 1.0 ELECTRICAL CHARACTERISTICS

# Absolute Maximum Ratings<sup>†</sup>

Supply Voltage (V <sub>CC</sub> )	
Input Voltage (V <sub>IN</sub> )	
Continuous LVPECL Output Current (I <sub>OUT</sub> )	50 mA
Surge LVPECL Output Current (I <sub>OUT</sub> )	100 mA
Input Current, Source or Sink Current on (IN, /IN)	±50 mA
VREF-AC Current, Source or Sink Current on (VT)	±2 mA

# Operating Ratings<sup>††</sup>

Supply Voltage Range .....+2.37V to +3.6V

TABLE 1-1: DC ELECTRICAL CHARACTERISTICS

All values applicable for when $T_A = -40^{\circ}\text{C}$ to +85°C unless otherwise noted. (Note 1)									
Parameter	Symbol	Min.	Тур.	Max.	Units	Conditions			
Dower Supply	\/	2.375	_	2.625	V				
Power Supply	V <sub>CC</sub>	3.0	_	3.6	, v	_			
Power Supply Current	I <sub>CC</sub>	_	47	70	mA	No load, max. V <sub>CC</sub>			
Input Resistance (IN to VT)	R <sub>IN</sub>	45	50	55	Ω	_			
Differential Input Resistance (IN to /IN)	R <sub>DIFF-IN</sub>	90	100	110	Ω	_			
Input HIGH Voltage (IN, /IN)	V <sub>IH</sub>	1.2	_	V <sub>CC</sub>	V	_			
Input LOW Voltage (IN, /IN)	V <sub>IL</sub>	0	_	V <sub>IH</sub> – 0.1	V	_			
Input Voltage Swing (IN, /IN)	V <sub>IN</sub>	0.1	_	1.7	V	See Figure 6-1			
Differential Input Voltage Swing  IN – /IN	V <sub>DIFF_IN</sub>	0.2	_	_	V	See Figure 6-2			
Output Reference Voltage	V <sub>REF-AC</sub>	V <sub>CC</sub> – 1.525	V <sub>CC</sub> – 1.425	V <sub>CC</sub> – 1.325	V	_			

**Note 1:** The circuit is designed to meet the DC specifications shown in this table after thermal equilibrium has been established.

TABLE 1-2: LVTTL/LVCMOS INPUT DC ELECTRICAL CHARACTERISTICS

$V_{CC}$ = 2.375V to 3.60V; $V_{EE}$ = 0V; $T_A$ = -40°C to +85°C.								
Parameter	Symbol	Min.	Тур.	Max.	Units	Conditions		
Input HIGH Voltage	V <sub>IH</sub>	2.0	_	V <sub>CC</sub>	V	_		
Input LOW Voltage	V <sub>IL</sub>	0	_	0.8	V	_		
Input HIGH Current	I <sub>IH</sub>	-125	_	20	μA	_		
Input LOW Current	I <sub>IL</sub>	-300	_	_	μA	_		

<sup>&</sup>lt;sup>†</sup> **Notice:** Permanent device damage may occur if absolute maximum ratings are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

<sup>††</sup> Notice: The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.

TABLE 1-3: LVPECL OUTPUT DC ELECTRICAL CHARACTERISTICS

$V_{CC} = 2.5V \pm 5\%$ or $3.3V \pm 10\%$ ; $R_L = 50\Omega$ to $V_{CC} - 2V$ ; $T_A = -40^{\circ}$ C to $+85^{\circ}$ C, unless otherwise noted. (Note 1)										
Parameter	Symbol	Min.	Тур.	Max.	Units	Conditions				
Output HIGH Voltage (Q, /Q)	V <sub>OH</sub>	V <sub>CC</sub> – 1.145	_	V <sub>CC</sub> - 0.895	V	_				
Output LOW Voltage (Q, /Q)	V <sub>OL</sub>	V <sub>CC</sub> – 1.945	_	V <sub>CC</sub> – 1.695	V	_				
Output Voltage Swing (Q, /Q)	V <sub>OUT</sub>	550	800		mV	See Figure 6-1				
Differential Output Voltage Swing (Q, /Q)	V <sub>DIFF_OUT</sub>	1100	1600	<u> </u>	mV	See Figure 6-2				

**Note 1:** The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.

#### TABLE 1-4: LVTTL/LVCMOS DC ELECTRICAL CHARACTERISTICS

$V_{CC}$ = 2.5V ±5% or 3.3V ±10%; $T_A$ = -40°C to + 85°C, unless otherwise noted. (Note 1)								
Parameter	Symbol	Min.	Тур.	Max.	Units	Conditions		
Input HIGH Voltage	V <sub>IH</sub>	2.0	_	V <sub>CC</sub>	V	_		
Input LOW Voltage	V <sub>IL</sub>	0	_	0.8	V	_		
Input HIGH Current	I <sub>IH</sub>	-125	_	30	μA	_		
Input LOW Current	I <sub>IL</sub>	-300	_	_	μA	_		

**Note 1:** The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.

### TABLE 1-5: AC ELECTRICAL CHARACTERISTICS

$V_{CC}$ = 2.5V ±5% or 3.3V ±10%; $R_L$ = 50 $\Omega$ to $V_{CC}$ – 2V; $T_A$ = –40°C to + 85°C, unless otherwise noted. (Note 1)									
Parameter	Symbol	Min.	Тур.	Max.	Units	Conditions			
Maximum Frequency	f <sub>MAX</sub>	2.0	2.5	_	GHz	V <sub>OUT</sub> ≥ 450 mV			
Propagation Delay	<b>+</b> .	_	390		ne	V <sub>IN</sub> ≥ 100 mV			
IN to Q	t <sub>pd</sub>	250	350	450	ps	V <sub>IN</sub> ≥ 800 mV			
Within-Device Skew	t <sub>SKEW</sub>		5	20	ps	Note 2			
Part-to-Part Skew	t <sub>SKEW</sub>	_	_	150	ps	Note 3			
Set-up Time EN to IN, /IN	t <sub>S</sub>	300	_	_	ps	Note 4			
Hold Time EN to IN, /IN	t <sub>H</sub>	300	_	_	ps	Note 4			
RMS Phase Jitter	t <sub>JITTER</sub>	_	62	_	fs	Output = 622 MHz, Integration Range 12 kHz–20 MHz			
Output Rise/Fall Times (20% to 80%)	t <sub>r</sub> , t <sub>f</sub>	70	150	225	ps	At full output swing			
Duty Cycle	α	48	50	52	%	Freq. < 630 MHz			

**Note 1:** High-frequency AC parameters are guaranteed by design and characterization.

- 2: Within-device skew is measured between two different outputs under identical input transitions.
- **3:** Part-to-part skew is defined for two parts with identical power supply voltages at the same temperature and no skew at the edges at the respective inputs.
- **4:** Set-up and hold times apply to synchronous applications that will enable/disable before the next clock cycle. For asynchronous applications, set-up and hold times do not apply.

TABLE 1-6: TEMPERATURE SPECIFICATIONS

Note 1									
Parameter	Symbol	Min.	Тур.	Max.	Units	Conditions			
Temperature Range									
Operating Temperature	T <sub>A</sub>	-40	_	+85	°C	_			
Lead Temperature	T <sub>LEAD</sub>	_	+260	_	°C	Soldering, 20 sec.			
Storage Temperature	T <sub>S</sub>	-65	_	+150	°C	_			
Package Thermal Resistance (Note 1)									
Still Air	$\theta_{JA}$	_	+60	_	°C/W	_			
Junction to Board	$\theta_{JA}$	_	+32	_	°C/W	_			

Note 1: Package thermal resistance assumes the exposed pad is soldered (or equivalent) to the device's most negative potential on the PCB. The  $\Psi_{JB}$  and  $\theta_{JA}$  values are determined for a 4-layer board at the still-air package thermal resistance, unless otherwise stated.

# 2.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 2-1.

TABLE 2-1: PIN FUNCTION TABLE

Pin Number	Pin Name	Description
15, 16	Q0, /Q0	Differential 100K LVPECL Outputs: These LVPECL outputs are the precision,
1, 2	Q1, /Q1	low-skew copies of the inputs. Please refer to the "Truth Table" section for details.
3, 4	Q2, /Q2	Unused output pairs may be left open. Terminate with $50\Omega$ to VCC – 2V. See the
5, 6	Q3, /Q3	"Output Termination Recommendations" section for more details.
8	EN	This single-ended TTL/CMOS-compatible input functions as a synchronous output enable. The synchronous enable ensures that enable/disable only occurs when the outputs are in a logic low state. Note that this input is internally connected to a 25 k $\Omega$ pull-up resistor and will default to logic high state (enabled) if left open.
9, 12	/IN, IN	Differential Inputs: These input pairs are the differential signal inputs to the device. Inputs accept AC- or DC-coupled differential signs as small as 100 mV. Each pin of a pair internally terminates to a VT pin through $50\Omega$ . Note that these inputs default to an intermediate state if left open. Please refer to the "Input Interface Applications" section for more details.
10	VREF-AC	Reference Voltage: These outputs bias to VCC $-$ 1.4V. They are used when AC coupling the inputs (IN, /IN). For AC-coupled applications, connect VREF-AC to the VT pin and bypass with a 0.01 $\mu\text{F}$ low-ESR capacitor to VCC. See the "Input Interface Applications" section for more details. Maximum sink/source current is $\pm 1.5$ mA. Due to the limited drive capability, each VREF-AC pin should only drive its respective VT pin. If VREF-AC is used with a 2.5V supply, make sure the input swing is large enough to comply with the VIH min. spec.
11	VT	Input Termination Center-Tap: Each side of the differential input pair terminates to a VT pin. The VT pins provide a center-tap to a termination network for maximum interface flexibility. See the "Input Interface Applications" section for more details.
13	GND	Ground. GND pins and exposed pad must be connected to the most negative potential of the device ground.
7, 14	VCC	Positive Power Supply: Bypass with 0.1 $\mu$ F/0.01 $\mu$ F low-ESR capacitors placed as close as possible to each VCC pin.

TABLE 2-2: TRUTH TABLE

IN	/IN	EN	Q	/Q
0	1	1	0	1
1	0	1	1	0
X	X	0	0 (Note 1)	1 (Note 1)

**Note 1:** On the next negative transition of the input signal (IN).

# 3.0 TYPICAL PHASE NOISE




FIGURE 3-1: SY89831U PHASE NOISE VS. FREQUENCY: 3.3V, 622 MHZ, 12 KHZ-20 MHZ.




FIGURE 3-2: SY89831U PHASE NOISE VS. FREQUENCY: 3.3V, 156.25 MHZ, 12 KHZ-20 MHZ.

# 4.0 TYPICAL CHARACTERISTICS

 $V_{CC}$  = 3.3V; GND = 0V;  $R_L$  = 50 $\Omega$  to  $V_{CC}$  – 2V;  $T_A$  = 25°C, unless otherwise noted.




FIGURE 4-1: OUTPUT SWING VS. FREQUENCY.




FIGURE 4-3: PROPAGATION DELAY VS. INPUT VOLTAGE SWING.




FIGURE 4-2: PROPAGATION DELAY VS. TEMPERATURE.

# 5.0 TYPICAL OUTPUT WAVEFORMS

 $V_{CC}$  = 3.3V; GND = 0V;  $V_{IN}$  = 800 mV;  $R_L$  = 50 $\Omega$  to  $V_{CC}$  – 2V;  $T_A$  = 25°C, unless otherwise noted.




FIGURE 5-1: 155 MHZ OUTPUT.




FIGURE 5-2: 622 MHZ OUTPUT.




FIGURE 5-3: 1 GHZ OUTPUT.




FIGURE 5-4: 2 GHZ OUTPUT.

# 6.0 SINGLE-ENDED AND DIFFERENTIAL SWINGS




FIGURE 6-1: SINGLE-ENDED SWING.




FIGURE 6-2: DIFFERENTIAL SWING.

# 7.0 INPUT AND OUTPUT STAGES




FIGURE 7-1: SIMPLIFIED DIFFERENTIAL.




FIGURE 7-2: SIMPLIFIED LVPECL OUTPUT STAGE.

## 8.0 INPUT INTERFACE APPLICATIONS




FIGURE 8-1: DC-COUPLED LVPECL INPUT INTERFACE.




FIGURE 8-4: AC-COUPLED CML INPUT INTERFACE.




FIGURE 8-2: AC-COUPLED LVPECL INPUT INTERFACE.




FIGURE 8-5: DC-COUPLED LVDS INPUT INTERFACE.




FIGURE 8-3: DC-COUPLED CML INPUT INTERFACE.




FIGURE 8-6: AC-COUPLED LVDS INPUT INTERFACE.

## 9.0 OUTPUT TERMINATION RECOMMENDATIONS




FIGURE 9-1: PARALLEL TERMINATION – THEVENIN EQUIVALENT

**Note 1:** For +2.5V systems: R1 =  $250\Omega$ , R2 =  $62.5\Omega$ .




FIGURE 9-2: THREE-RESISTOR "Y-TERMINATION"

- **Note 1:** Power-saving alternative to Thevenin termination.
  - 2: Place termination resistors as close to destination inputs as possible.
  - 3:  $R_b$  resistor sets the DC bias voltage, equal to  $V_t$ . For +2.5V systems  $R_b$  = 19 $\Omega$
  - 4: C1 is an optional bypass capacitor that compensates for any tr/tf mismatches.


# 10.0 PACKAGING INFORMATION

# 10.1 Package Marking Information





Example\*



Legend: XX...X Product code or customer-specific information

W Week code

NNN Alphanumeric traceability code (week)

\* This package is Pb-free. The Pb-free JEDEC designator can be found on the outer packaging for this package.

Pin one index is identified by a dot


Note:

In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information. Package may or may not include the corporate logo.

Underbar (\_) and/or Overbar (\_) symbol may not be to scale.

# 16-Lead 3 mm × 3 mm VQFN [NCA] Package Outline and Recommended Land Pattern


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-1103-NCA Rev C  $\,$  Sheet 1 of 2  $\,$ 

# 16-Lead 3 mm × 3 mm VQFN [NCA] Package Outline and Recommended Land Pattern

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX	
Number of Terminals	N	16			
Pitch	е		0.50 BSC		
Overall Height	Α	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Terminal Thickness	A3	0.203 REF			
Overall Length	D	3.00 BSC			
Exposed Pad Length	D2	1.50	1.55	1.60	
Overall Width	Е	3.00 BSC			
Exposed Pad Width	E2	1.50	1.55	1.60	
Terminal Width	b	0.18	0.23	0.28	
Terminal Length	L	0.35	0.40	0.45	
Terminal-to-Exposed-Pad	K		0.33 REF		

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated
- 3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-1103-NCA Rev C Sheet 2 of 2

# 16-Lead 3 mm × 3 mm VQFN [NCA] Package Outline and Recommended Land Pattern

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



## RECOMMENDED LAND PATTERN

	Units			S
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	Е	0.50 BSC		
Center Pad Width	X2			1.60
Center Pad Length	Y2			1.60
Contact Pad Spacing	C1		2.72	
Contact Pad Spacing	C2		2.72	
Contact Pad Width (Xnn)	X1			0.23
Contact Pad Length (Xnn)	Y1			0.48
Contact Pad to Center Pad (Xnn)	G1	0.32		
Contact Pad to Contact Pad (Xnn)	G2	0.27		

#### Notes:

1. Dimensioning and tolerancing per ASME Y14.5M  $\,$ 

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-3103-NCA Rev C

Sì	/Q	0	Q	2	1		
U	U	J	U	J	•	L	J

NOTES:

# **APPENDIX A: REVISION HISTORY**

# Revision A (May 2025)

- Converted Micrel data sheet for SY89831U to Microchip format as DS20006865A.
- Minor text changes throughout.

Sì	/Q	a	Q	2	1		
J	U	J	U	J		L	J

NOTES:

# PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, contact your local Microchip representative or sales office.

PART NO.	<b>X</b>	X	х <u>-хх</u>
Device	Supply P Voltage Range	acka	nge Temperature Special Range Processing
Device:	SY89831	=	Ultra-Precision 1:4 LVPECL Fanout Buffer/Translator with Internal Termination Precision Edge <sup>®</sup>
Voltage Option:	U	=	2.5V/3.3V
Package:	M	=	16-Lead VQFN
Temperature Range:	G	=	–40°C to 85°C
Special Processing:	<blank></blank>	= =	100/Tube 1,000/Reel

#### Examples:

### a) **SY89831UMG**

2.5V/3.3, 16-Lead VQFN,  $-40^{\circ}C$  to  $85^{\circ}C$ , 100/Tube

### b) SY89831UMG-TR

2.5V/3.3, 16-Lead VQFN, -40°C to 85°C, 1000/Reel

Sì	/Q	a	Q	2	1		
J	U	J	U	J		L	J

NOTES:

# **Microchip Information**

#### **Trademarks**

The "Microchip" name and logo, the "M" logo, and other names, logos, and brands are registered and unregistered trademarks of Microchip Technology Incorporated or its affiliates and/or subsidiaries in the United States and/or other countries ("Microchip Trademarks"). Information regarding Microchip Trademarks can be found at <a href="https://www.microchip.com/en-us/about/legal-information/microchip-trademarks">https://www.microchip.com/en-us/about/legal-information/microchip-trademarks</a>.

ISBN: 979-8-3371-1259-6

# **Legal Notice**

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at <a href="https://www.microchip.com/en-us/support/design-help/client-support-services">www.microchip.com/en-us/support/design-help/client-support-services</a>.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

### Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code.
  Code protection does not mean that we are guaranteeing the product is "unbreakable". Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.